Chapter 10 Digital Counters

Pataasin ang iyong marka sa homework at exams ngayon gamit ang Quizwiz!

_____________ is a counter whose flip-flops are not synchronized to the alarm clock.

Asynchronous counter

_____________ is a counter that can count up or down, depending on the state of a control input.

Bidirectional counter

_______ is a control function that allows a counter to progress through its count sequence when active and disables the counter when inactive.

Count enable

_____________ is the specific series of output states through which a counter progresses

Count sequence

_____________ is a sequential digital circuit whose output progresses in a predictable repeating pattern, advancing by one state for each clock pulse.

Counter

_____________ is a counter with a descending sequence.

DOWN counter

_____________ is a table showing the required input conditions for every possible transition of a flip-flop output.

Excitation table

A counter, such as a mod-12 counter, whose modulus is less than 2(n), is called a full-sequence counter.

False

In general , an n-bit counter has a maximum modulus of 2(n) and a count sequence from 1 to (2(n)-1) (i.e., all 0s to all 1s).

False

Parallel Loading is synchronous only.

False

A ________, also called a twisted ring counter, is a serial shift register with complemented feedback from the output of the last flip-flop to the input of the first.

Johnson counter

_____________ is a set of slip-flops in a synchronous circuit that holds its present state

Memory section

_____________ is the number of states through which a counter sequences before repeating.

Modulus

_______ is a function that allows simultaneous loading of binary values into all flip-flops of a synchronous circuit.

Parallel load

_____________ means to make a transition from the last state of the count sequence to the first state.

Recycle

________ is a special case of output decoding that produces a pulse upon detecting the terminal count, or last state, of a count sequence.

Ripple carry out or ripple clock out (RCO)

_____________ is an asynchronous counter where only the first flip-flop is clocked by an external clock. All subsequent flip-flops are clocked by the output of the receding flip-flop, which causes an anomaly as the clock pulse travels through the flip-flops.

Ripple counter

The abbreviation for a n-bit shift register is ________.

SRGn

_____________ is a synchronous sequential circuit that will store and move n-bit data, either serially or in parallel, in n flip-flops.

Shift register

_______ are circuits that store and move date.

Shift registers

_____________ is a synchronous sequential circuit.

State counter

_____________ is a counter whose flip-flops are all clocked by the same source and thus change in synchronization with each other.

Synchronous counter

A ring counter requires more flip-flops than a binary counter to produce the same number of unique states.

True

In any truncated sequence counter, it is good practice to determine the next state for each unused state to ensure that if the counter powers up in one of these unused states, it will eventually enter the main sequence.

True

_____________ is a counter with an ascending sequence.

UP counter

One of the most common digital counters is a(n) _________; once is counts to 12:59:59, we can be sure that it will go to 1:00:00 next.

alarm clock

A(n) _______ is a counter that can count up or down, depending on the state of a contol input.

bidirectional counter

A counter is a digital circuit that has a number of ________ whose states progress through a fixed sequence.

binary outputs

A table showing the required input conditions for every possible transition of a flip-flop output is a(n) ______ table.

excitation

A set of flip-flops in a synchronous circuit that holds its present state is a:

memory section

"A closed system of counting and adding, whereby a sum greater than the largest number is a sequence rolls over and starts from the beginning" describes:

modulo arithmetic

________ is/are the number of states through which a counter sequences before repeating.

modulus

Movement of data from one end of a shift register to the other at a rate of one bit per clock pulse is called:

serial shifting

A(n)_______ can be problematic because a flip-flop is not necessarily guaranteed to power up in a particular state.

unused state


Kaugnay na mga set ng pag-aaral

CTO - Lecture 5B Mitosis and Meiosis

View Set

(Life insurance policy provisions,options and riders

View Set

chapter 36 management of patients with musculoskeletal disorders

View Set

RELC200 - The Eternal Family Final

View Set