T/F CEA201
"Don't care" conditions are when certain combinations of values of variables never occur, and therefore the corresponding output never occurs.
T
.Compared with addition and subtraction, multiplication is a complex operation, whether performed in hardware of software.
T
A bit near the center of a rotating disk travels past a fixed point slower than a bit on the outside.
T
A branch can be either forward or backward.
T
A combinational circuit consists of n binary inputs and m binary outputs.
T
A computer must be able to process, store, move, and control data.
T
A cycle is made up of a sequence of micro-operations.
T
A disadvantage of memory-mapped I/O is that valuable memory address space is used up.
T
A key requirement for PCIe is high capacity to support the needs of higher data rate I/O devices such as Gigabit Ethernet.
T
A nibble is a grouping of four decimal digits.
T
A number of chips can be grouped together to form a memory bank.
T
A number with both an integer and fractional part has digits raised to both positive and negative powers of 10.
T
A particular architecture may span many years and encompass a number of different computer models, its organization changing with changing technology
T
A removable disk can be removed and replaced with another disk.
T
A set of I/O modules is a key element of a computer system.
T
A static RAM will hold its data as long as power is supplied to it.
T
A typical computer system is equipped with a hierarchy of memory subsystems, some internal to the system and some external.
T
A wafer is made of silicon and is broken up into chips which consists of many gates and/or memory cells plus a number of input and output attachment points.
T
ARM processors support data types of 8 (byte), 16 (halfword), and 32 (word) bits in length.
T
ARM provides a versatile virtual memory system architecture that can be tailored to the needs of the embedded system designer.
T
Actual floating-point representations include a special bit pattern to designate zero.
T
Addition and subtraction can be performed on numbers in twos complement notation by treating them as unsigned integers.
T
Addresses are a form of data.
T
All DRAMs require a refresh operation.
T
All of the Pentium processors include two on-chip L1 caches, one for data and one for instructions.
T
Although convenient for computers, the binary system is exceedingly cumbersome for human beings.
T
An I/O channel has the ability to execute I/O instructions, which gives it complete control over I/O operations.
T
An L1 cache that does not connect directly to the bus cannot engage in a snoopy protocol.
T
An SMP operating system manages processor and other computer resources so that the user perceives a single operating system controlling system resources.
T
An advantage of biased representation is that nonnegative floating-point numbers can be treated as integers for comparison purposes.
T
An advantage of using a shared L2 cache on the chip is that data shared by multiple cores is not replicated at the shared cache level.
T
An attractive feature of an SMP is that the existence of multiple processors is transparent to the user.
T
An interrupt is a hardware-generated signal to the processor.
T
At a top level, a computer consists of CPU, memory, and I/O components.
T
At the completion of the execute cycle a test is made to determine whether any enabled interrupts have occurred, and if they have, the interrupt cycle occurs.
T
Backward compatible means that the programs written for the older machines can be executed on the new machine.
T
Because all devices on a synchronous bus are tied to a fixed clock rate, the system cannot take advantage of advances in device performance.
T
Because of the inherent binary nature of digital computer components, all forms of data within computers are represented by various binary codes.
T
Because the 82C55A is programmable via the control register, it can be used to control a variety of simple peripheral devices.
T
Both batch multiprogramming and time sharing use multiprogramming.
T
Both clusters and symmetric multiprocessors provide a configuration with multiple processors to support high-demand applications.
T
Both sequential access and direct access involve a shared read-write mechanism.
T
Both sign-magnitude representation and twos complement representation use the most significant bit as a sign bit.
T
Both the structure and functioning of a computer are, in essence, simple.
T
Bus arbitration makes use of vectored interrupts.
T
Changes in technology not only influence organization but also result in the introduction of more powerful and more complex architectures.
T
Computer organization refers to attributes of a system visible to the programmer
T
Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy.
T
Computers are classified into generations based on the fundamental hardware technology employed.
T
Condition codes facilitate multiway branches.
T
Database management systems and database applications are one area in which multicore systems can be used effectively.
T
Designers wrestle with the challenge of balancing processor performance with that of main memory and other computer components.
T
Each micro-operation of the fetch cycle involves the movement of data into or out of a register.
T
Each phase of the instruction cycle can be decomposed into a sequence of elementary micro-operations.
T
Even if an individual application does not scale to take advantage of a large number of threads, it is still possible to gain from multicore architecture by running multiple instances of the application in parallel.
T
Events in the digital computer are synchronized to a clock pulse so that changes occur only when a clock pulse occurs.
T
Flash memory becomes unusable after a certain number of writes.
T
For each 1 on the multiplier, an add and a shift operation are required; but for each 0 only a shift is required.
T
For the control unit to perform its function it must have inputs that allow it to determine the state of the system and outputs that allow it to control the behavior of the system.
T
Hexadecimal notation is more compact than binary notation.
T
IBM's System/360 was the industry's first planned family of computers.
T
In a traditional scalar organization there is a single pipelined functional unit for integer operations and one for floating-point operations.
T
In a volatile memory, information decays naturally or is lost when electrical power is switched off.
T
In effect, the Pentium 4 architecture implements a CISC instruction set architecture on a RISC microarchitecture.
T
In general, a decoder has n inputs and 2n outputs.
T
In general, the more devices attached to the bus, the greater the bus length and hence the greater the propagation delay.
T
In the absence of parentheses, the AND operation takes precedence over the OR operation.
T
Instruction pipelining is a powerful technique for enhancing performance but requires careful design to achieve optimum results with reasonable complexity.
T
Intel's 4004 was the first chip to contain all of the components of a CPU on a single chip.
T
Interfaces between the computer and peripherals is an example of an organizational attribute.
T
Interrupt processing allows an application program to be suspended in order that a variety of interrupt conditions can be serviced and later resumed.
T
It has become common practice to use a symbolic representation of machine instructions.
T
It has become possible to have a cache on the same chip as the processor.
T
It is common for programs, both system and application, to continue to exhibit new bugs after years of operation.
T
It is extremely easy to convert between binary and hexadecimal notation.
T
John Mauchly and John Eckert designed the ENIAC.
T
Magnetic disks are the foundation of external memory on virtually all computer systems.
T
Negative powers of 10 are used to represent the positions of the numbers for decimal fractions.
T
No single technology is optimal in satisfying the memory requirements for a computer system.
T
One advantage of linking the addressing mode to the operand rather than the opcode is that any addressing mode can be used with any opcode.
T
One boundary where the computer designer and the computer programmer can view the same machine is the machine instruction set.
T
One drawback of sign-magnitude representation is that there are two representations of 0.
T
One of the major problems in designing an instruction pipeline is assuring a steady flow of instructions to the initial stages of the pipeline.
T
One of the trade-offs of floating-point math is that many calculations produce results that are not exact and have to be rounded to the nearest value that the notation can represent.
T
One of the traditional ways of describing processor architecture is in terms of the number of addresses contained in each instruction.
T
One technique for implementing a control unit is referred to as hardwired implementation, in which the control unit is a combinatorial circuit.
T
Pipelining is a means of introducing parallelism into the essentially sequential nature of a machine-instruction program.
T
Privileged instructions are certain instructions that are designated special and can be executed only by the monitor.
T
Program execution consists of repeating the process of instruction fetch and instruction execution.
T
QN=1 Microprogramming eases the task of designing and implementing the control unit and provides support for the family concept.
T
QN=4 It is the responsibility of the processor to periodically check the status of the I/O module until it finds that the operation is complete.
T
RAID is a set of physical disk drives viewed by the operating system as a single logical drive.
T
RAID level 0 is not a true member of the RAID family because it does not include redundancy to improve performance.
T
RAM must be provided with a constant power supply.
T
RISC processors are more responsive to interrupts because interrupts are checked between rather elementary operations.
T
Register addressing is similar to direct addressing with the only difference being that the address field refers to a register rather than a main memory address.
T
Register renaming eliminates antidependencies and output dependencies.
T
Resources include: memories, caches, buses, and register-file ports.
T
Scheduling and memory management are the two OS functions that are most relevant to the study of computer organization and architecture.
T
Semiconductor memory comes in packaged chips.
T
Software cache coherence schemes attempt to avoid the need for additional hardware circuitry and logic by relying on the compiler and operating system to deal with the problem.
T
Swapping is an I/O operation.
T
Symmetric multiprocessors (SMPs) are one of the earliest, and still the most common, example of parallel organization.
T
The ARM11 MPCore is an example of the L1 cache being divided into instruction and data caches.
T
The Cortex-A8 targets a wide variety of mobile and consumer applications including mobile phones, set-top boxes, gaming consoles and automotives navigation/entertainment systems.
T
The IAS is the prototype of all subsequent general-purpose computers.
T
The OS must determine how much processor time is to be devoted to the execution of a particular user program.
T
The Pentium II includes hardware for both segmentation and paging.
T
The SSDs now on the market use a type of semiconductor memory referred to as flash memory.
T
The base with index and displacement mode sums the contents of the base register, the index register, and a displacement to form the effective address.
T
The basic element of a semiconductor memory is the memory cell.
T
The basic function of a computer is to execute programs.
T
The cache is capable of handling global as well as local variables.
T
The control unit controls the operation of the processor.
T
The control unit is the engine that runs the entire computer.
T
The cycle time of an instruction pipeline is the time needed to advance a set of instructions one stage through the pipeline.
T
The decimal system is a special case of a positional number system with radix 10 and with digits in the range 0 through 9.
T
The delay by the propagation time of signals through the gate is known as the gate delay.
T
The disadvantage of immediate addressing is that the size of the number is restricted to the size of the address field.
T
The disadvantage of the software poll is that it is time consuming.
T
The execution of a program consists of the sequential execution of instructions.
T
The focus of MMX technology is multimedia programming.
T
The head must generate or sense an electromagnetic field of sufficient magnitude to write and read properly.
T
The hierarchical nature of complex systems is essential to both their design and their description.
T
The increasingly difficult engineering challenge related to processor logic is one of the reasons that an increasing fraction of the processor chip is devote to the simpler memory logic.
T
The instruction set is the programmer's means of controlling the processor.
T
The key to the design of a supercomputer or array processor is to recognize that the main task is to perform arithmetic operations on arrays or vectors of floating-point numbers.
T
The memory transfer rate has not kept up with increases in processor speed.
T
The method of calculating the EA is the same for both base-register addressing and indexing.
T
The method of using the same lines for multiple purposes is known as time multiplexing.
T
The most important measure of performance for a processor is the rate at which it executes instructions.
T
The most important system program is the OS.
T
The number of bits used to represent various data types is an example of an architectural attribute.
T
The numbers represented in floating-point notation are not spaced evenly along the number line, as are fixed-point numbers.
T
The operation of the digital computer is based on the storage and processing of binary data.
T
The operation to be performed is specified by a binary code known as the operation code.
T
The organizational changes in processor design have primarily been focused on increasing instruction-level parallelism so that more work could be done in each clock cycle.
T
The potential performance benefits of a multicore organization depend on the ability to effectively exploit the parallel resources available to the application.
T
The predict-never-taken approach is the most popular of all the branch prediction methods.
T
The prefetch buffer is a memory cache located on the RAM chip.
T
The principal price to pay for variable-length instructions is an increase in the complexity of the processor.
T
The processor needs to store instructions and data temporarily while an instruction is being executed.
T
The processor requires its own local memory.
T
The register file employs much shorter addresses than addresses for cache and memory.
T
The register file is on the same chip as the ALU and control unit.
T
The reorder buffer is temporary storage for results completed out of order that are then committed to the register file in program order.
T
The schedulers are responsible for retrieving micro-ops from the micro-op queues and dispatching these for execution.
T
The simplest instruction issue policy is to issue instructions in the exact order that would be achieved by sequential execution (in-order issue) and to write results in that same order (in-order completion).
T
The superscalar approach depends on the ability to execute multiple instructions in parallel.
T
The superscalar approach has now become the standard method for implementing high-performance microprocessors.
T
The term SMP refers to a computer hardware architecture and also to the operating system behavior that reflects that architecture.
T
The textbook for this course is about the structure and function of computers.
T
The thermal management unit monitors digital sensors for high-accuracy die temperature measurements.
T
The two traditional forms of RAM used in computers are DRAM and SRAM.
T
The value of the mode field determines which addressing mode is to be used.
T
The value to be loaded into the program counter can come from a binary counter, the instruction register, or the output of the ALU.
T
The x86 is equipped with a variety of addressing modes intended to allow the efficient execution of high-level languages.
T
There are 50 tens in the number 509.
T
There are typically hundreds of sectors per track and they may be either fixed or variable lengths.
T
There is a tremendous variety of products, from single-chip microcomputers costing a few dollars to supercomputers costing tens of millions of dollars that can rightly claim the name "computer".
T
Timing refers to the way in which events are coordinated on the bus.
T
To achieve greatest performance the memory must be able to keep up with the processor.
T
True data dependency is also called flow dependency or read after write (RAW) dependency.
T
Unrolling can improve performance by increasing instruction parallelism by improving pipeline performance.
T
When large volumes of data are to be moved, a more efficient technique is direct memory access (DMA).
T
While the processor is in user mode the program being executed is unable to access protected system resources or to change mode, other than by causing an exception to occur.
T
With a batch operating system the user does not have direct access to the processor.
T
With a fixed-point notation it is possible to represent a range of positive and negative integers centered on or near 0.
T
With direct addressing, the length of the address field is usually less than the word length, thus limiting the address range.
T
With simple, one cycle instructions, there is little or no need for microcode.
T
With superscalar organization increased performance can be achieved by increasing the number of parallel pipelines.
T
With write back updates are made only in the cache.
T
Within the processor there is a set of registers that function as a level of memory above main memory and cache in the hierarchy.
T
