Final Exam for EET 2210

Lakukan tugas rumah & ujian kamu dengan baik sekarang menggunakan Quizwiz!

Which of the following expressions is in the product-of sums form? AB(CD) (AB)(CD) AB + CD (A + B)(C + D)

(A + B)(C + D)

Determine the decimal value of the signed binary number in the sign magnitude form 10011001

-25

What is the resolution, in percent, of a 12-bit DAC?

0.024

An analog quantity varies from 0-7 V and is input to a 6-bit A/D converter. What analog value is represented by each step on the digital output?

0.111 V

How many gates, including inverters, are required to implement the equation, X= A + AB + notAB, after it is simplified using Boolean algebra?

1

The decimal system uses base __________________

10

What is the frequency of a digital waveform with a pulse width of 10 ms a period of 90 ms?

11

What is the duty cycle of a digital waveform with a pulse width of 10 ms a period of 90 ms?

11.1

A multiplexer with four select, or address, lines can select one of ________ inputs. 7 15 16 3

16

The binary system is based on powers of ____

2

Convert the hexadecimal number to decimal 1A

26

Convert the binary to decimal. 101010.01

42.25

What symbol is used to identify edge-triggered flip-flops? A bubble on the Clock input The letter E on the Enable input An inverted "L" on the output A triangle on the Clock input

A triangle on the Clock input

Convert each binary to Hexadecimal 10100110

A6

What is the primary motivation for using Boolean algebra to simplify logic expressions? It may reduce the number of inputs required. It may make it easier to understand the circuit. It may reduce the number of gates. All of the above are correct.

All of the above

Which of the following is true for IC comparator circuits? All comparators have outputs for indicating A<B, A>B, and A=B. Comparators can compare only 2 bits at a time. Comparators can compare only two values at a time. None of these

Comparators can compare only two values at a time.

What is the primary function of a register? Data storage (memory) Encoding Counting Decoding

Data storage (memory)

Which of the following is not a type of memory? EEPROM ROM RAM FPROM

FPROM

A PAL has a programmable AND array and a programmable OR array. True or False

False

A digital-to-analog (D/A) converter changes data like temperature variations into digital quantities. True or False

False

The output of a 2-input Exclusive-OR gate is HIGH when the inputs are equal, or identical. True or False

False

The output of an AND gate is LOW only when all inputs are LOW.

False

When a PAL is programmed, small fuses are blown open to allow connections between the input pins and the AND array. True or False

False

What is the accuracy of a D/A converter?

It is the comparison between the actual output of the converter and its expected output.

What advantage does the R/2R ladder DAC have over a binary-weighted-input DAC?

It uses only two different resistor values.

Which statement below best describes a Karnaugh map? Karnaugh maps provide a graphic approach to simplifying Boolean expressions. Variable complements can be eliminated by using Karnaugh maps. The Karnaugh map eliminates the need for using NAND and NOR gates. A Karnaugh map can be used to replace Boolean rules.

Karnaugh maps provide a graphic approach to simplifying Boolean expressions.

Flip-flops are normally used for all of the following applications, except ________. counting logic gates data storage frequency division

Logic gates

Which of the following is an important feature of the sum-of-products form of expressions? The delay times are greatly reduced over other forms. The maximum number of gates that any signal must pass through is reduced by a factor of two. No signal must pass through more than 2 gates (not including inverters). All logic circuits are reduced to nothing more than simple AND and OR gates.

No signal must pass through more than 2 gates (not including inverters).

An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in? Q = 1, notQ = 1 Q = 0, notQ = 1 Q = 1, notQ = 0 Q = 0, notQ = 0

Q = 1, notQ = 0

Which Boolean Expressions are implemented by a PAL?

Sum-of-Product

Which of the following describes the operation of a positive edge-triggered D flip-flop? The output will follow the input on the leading edge of the clock. When both inputs are low, an invalid state will exist. If both inputs are high, the output will toggle. The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

The output will follow the input on the leading edge of the clock.

A LOW input to an inverter produces a HIGH output.

True

A half-adder has no carry-in bit. True or False

True

Adders with greater bit capacities can be constructed by connecting 2-bit adders in parallel. True or False

True

An FPGA (Field Programmable Gate Array) basically consists of an array of logic blocks with programmable row and column interconnecting channels surrounded by programmable I/O blocks. True or False

True

Converting a decimal number to its binary equivalent is an example of encoding. True or False

True

EEPROMS can be electrically erased and reused. True or False

True

In binary addition, 1 + 1 = 10. True or False

True

The Karnaugh maps provide graphic approaches to simplifying Boolean expressions.

True

The Sum-of-Product (SOP) form is a standard form of Boolean expression. True or False

True

The process preformed by an ADC is called quantization. True or False

True

What does UART stand for, and what does it do? Universal ASCII Receiver Transmitter; it is used to transmit and receive ASCII characters. Universal Asynchronous Receiver Transmitter; it is used to interface the parallel data bus in a typical computer system to serial data transmission lines. United Artists Radio and Television; the standard data interfacing system first used by the movie industry. Universal ASCII Relay Transmission; defines a method (standard) by which data communications can be made between parallel and serial devices or systems.

Universal Asynchronous Receiver Transmitter; it is used to interface the parallel data bus in a typical computer system to serial data transmission lines.

Which one of these is the result of an AND gate? X = AB + BC X = (A + B)(B + C) X = ABCD X = A + B + C + D

X = ABCD

The main difference between a PAL and a GAL is ________.

a GAL uses EECMOS technology and is re-programmable

The basic approach to testing D/A converters is to ________.

apply a sequence of binary codes covering the full range of the input to the input while observing the output on an oscilloscope. The output should consist of a linear stairstep ramp

The remote servers in a cloud storage system are referred to as ________.

nodes

The output from an AND gate is HIGH ________

only when all inputs are HIGH

An astable multivibrator is a circuit that ________. has two stable states has one stable state produces a continuous output signal Both B and C are correct.

produces a continuous output signal

A Karnaugh map ________. produces the simplest sum-of-products expression provides a means of reducing complex Boolean expressions gives an overall picture of how the signals flow through the logic circuit allows any circuit to be implemented with just AND and OR gates

provides a means of reducing complex Boolean expressions

When data is sent along a single conductor, it is referred to as ______

serial data

The term "hex inverter" refers to ________. an inverter which has six inputs an inverter that has a history of failure a six-input symbolic logic device six inverters in a single package

six inverters in a single package

Modulus refers to ________.

the maximum number of states in a counter sequence

The expression A ⊕ B represents

the sum output of a half adder

The output from an OR gate is HIGH ________

when at least one input is HIGH


Set pelajaran terkait

Viktiga begrepp inom judendomen till religionsprov

View Set

GACE Educational Leadership Mometrix Test Preparation

View Set

028 - Chapter 28 - History of the Elizabethan Era

View Set

AMSCO. Chapter 13 : Union in Peril | Analysis Questions

View Set

Classroom expressions - Japanese

View Set